# Body Bias Optimization for Variable Pipelined CGRA Takuya Kojima, Naoki Ando, Hayate Okuhara, Ng. Anh Vu Doan, Hideharu Amano Keio University

## Introduction

VPCMA [1] is a CGRA (Coarse Grained Reconfigurable Architecture) providing a variable pipeline structure in its PE array. Also, it is implemented with the SOTB technology. The pipeline structure and body bias voltage can be changed in order to blance its performance and power consumption. In this work, we propose an optimization method for pipelined CGRA including VPCMA.

# VPCMA (Variable Pipelined Cool Mega Array)

### Architecture



#### PE (Processing Element)

Power reduction

No register file No clock tree

### Complex Trade-off

#### Body bias voltage

Low Performance Decrease

- Performance
- High Performance
  - Large Leak Power

No dynamic reconfiguration

- <u>Pipeline Register</u>
- Selection upon use
- •Variable pipeline structure
- PE Array
- 12 cols  $\times$  8 rows of PEs
- •7 pipeline registers

VPCMA diagram

Row level body bias control 

Each PE row is supplied independent body bias voltage. Balance of the delay time of each pipeline stage Decreasing the delay time of the critical path Increasing the delay time of the other paths > More power reduction

Small Leak Power of Leak Power Zero Bias Forward Bias **Reverse Bias** 

### Pipeline structure



- <u>Combination of pipeline structure and body bias control</u>
  - Body bias voltage: 13 values (-2.0, -1.8, -1.6, ..., 0.4 V)
  - Pipeline structure: 128 patterns (2<sup>7</sup>)
  - $13^8 \times 128$  possible solutions

# **Optimization Method**

# Optimization Flow with ILP (Integer Linear Program)

- **Dependencies of each criteria**
- Static power
- Depends on <u>body bias voltage</u>
- Linear function
- Delay time (Performance)
- Depends on <u>body bias voltage</u>, <u>mapping</u> & pipeline structure
- Dynamic power
- Depends on <u>delay time & pipeline structure</u>

When pipeline structure is fixed and performance requirement is given



> Dynamic power is constant

# **Results of Simulation**

#### Simulations

•4 image process application programs gray, sepia, af, sf Based on a real chip implementation • Fixed mapping



#### <u>Comparison with other body bias control methods</u>





>Other control policies

Zero bias: no control of body bias

•Uniform: whole PE array supplied with the same body bias

performance

Proposed method

►Uniform

better

<u>Comparison with VDD control</u>

Using body bias control

Extends performance limitation

Using proposed method •Limited increase of power



[1] N. Ando, K. Masuyama, H. Okuhara, and H. Amano, "Vari- able pipeline structure for coarse grained reconfigurable array cma," in 2016 INTERNATIONAL CONFERENCE ON FIELD- PROGRAMMABLE TECHNOLOGY, 2016, pp. 231–238.